

Measurement Brief: Exploring Power Supply Voltage Sensitivity in an IC

Guy Foster
SyntheSys Research, Inc.
March 2006
SR-TN057

Abstract

This short paper examines the signal integrity performance of an IC under the condition of lowered power supply voltage. It forms a classic example of why eye diagrams can not be relied upon as the sole measure of system performance.

Reduced Power Supply Voltage

Semiconductor ICs have a specific supply voltage range over which they are guaranteed to operate. While system designers seldom intentionally allow an IC to run outside this range, situations can easily arise where this happens. Often the chip's failure mechanism is unexpected, and not necessarily graceful. In the following example, the prototype chip had its supply voltage deliberately lowered until it started to fail. In this case, the chip was being operated in an Interconnect Built-In Self Test (IBIST) pattern generation mode.

These measurements were taken directly from the output of an IC with de-emphasis switched on, giving the characteristic eye shape seen in these measurements. After the appropriate amount of travel through a dispersive medium such as a circuit board, the signal would look like a normal NRZ eye.

As the supply voltage dropped, the first area to fail was internal logic of the pattern generator. This is significant because the high speed interface circuitry in the chip was not affected. The net result is that the chip carried on producing a great looking eye diagram that would fool many kinds of test equipment, but the data being sent was full of errors. Neither eye diagrams nor mask tests would pick this up. BER Contours and error-based jitter measurements have no problem, though, and evidence of failure was immediately obvious. This is shown in Figure 1. Note that the eye diagrams look identical.




Figure 1: Operation at different supply voltages, the left column showing signal integrity measurements in the correct operating region. The right column showing measurements following the IBIST pattern generator failing. Note that the eye diagram looks identical in either case, but the BER and related measurements show otherwise.

Summary

We've explored a failure mechanism of a particular IC design. It has exhibited bit errors as the power supply to the chip has dropped below a threshold, but the output waveform has shown no indication of issues arising. This has shown that eye diagrams such as those provided by sampling scopes can be ineffective in showing major system issues, and should be coupled with BER-based measurements at the same time.