SyntheSys Research Home Page SyntheSys Research Home Page Japanese SyntheSys Home Page Chinese SyntheSys Home Page
SyntheSys Research Home
The Vision of a Scope, the Confidence of a BERT
Product Family Applications Measurements Literature Support News Room Company Contact Us
 
 

Search our Site:

 

Up UP
Technical Literature by Date
Measurement Education
Compliance to Standards
Product Literature
Posters
eNewsletters
eSeminars
The Adventures of Jitterman

Pass PCI Express Physical Layer Compliance Testing the First Time

View on the Web  On-Demand Webcast

PCIe Test BoardSpeaker: Bent Hessen-Schmidt, Vice President, Business Development

Hosted by Test & Measurement World and EDN • DEC 2007

With the PCIe 2.0 specification, 5.0 GT/s and 2.5 GT/s receiver testing are emerging as key requirements for chip designers and add-in card vendors. In this seminar we look at why the requirements have been set the way they have, and some of the practicalities of making the measurements. We will then look at key transmitter measurements such as PLL characterization, jitter measurement in the presence of de-emphasis, de-emphasis ratio, and dual port measurements. Measured examples of real devices will be used to illustrate the requirements.

  • Learn why some key aspects of the standard are the way they are, including system architecture and the importance of clock distribution.
  • Understand the important aspects of transmitter, clock PLL and receiver testing.
  • See practical example measurements of each.

Watch online  Register and Watch Webcast

 

 

 

 

 

 

 

Back to Top