BERTScope Newsletter  December 2008
 

Welcome to the BERTScope Newsletter – the latest hints, tricks, and tutorials on signal integrity measurements from SyntheSys Research, Inc. We hope that you will enjoy this and future editions.


How-to Articles

GBASE10-KR

10GBASE-KR Compliance Testing
Take a look at Backplane Ethernet 802.3apTM  (also known as 10GBASE-KR) standard requirements, what the measurements mean, and a practical example.

SFP+

Testing an SFP+ Transceiver to the 8x Fibre Channel Specifications, Part I

 

The practical aspects of testing a limiting variant SFP+ transceiver for 8x Fibre Channel applications, and a description of tests and testing methods to meet the 8GFC standards.

SFP+ Test: BER Contour

Testing an SFP+ Transceiver to the 8x Fibre Channel Specifications, Part II

 

Part II continues with a practical example that demonstrates all aspects of compliance testing highlighted in Part I.


Great Resources

Rx Jitter Tolerance

Demystifying Receiver Jitter Tolerance Testing • Presenter: Steve Sekel • ON-DEMAND WEBCAST hosted by EDN   Newer serial data standards are beginning to incorporate receiver jitter tolerance testing as part of the “gold suite” of required compliance tests.

Dual-Dirac, Scope Histograms, and BERTScan Measurements

Dual-Dirac, Scope Histograms, and BERTScan Measurements — A Primer   An introduction to the dual-Dirac method of jitter measurement and how it relates to practical measurements.

Compare DCD vs. F2 Jitter

Comparing DCD and F/2 Jitter   This note explains how F/2 differs from classic DCD.


What's New at SyntheSys

DisplayPort

Check out how BERTScope makes DisplayPort testing easy here

XSSC Option

We have expanded the amount of sinusoidal jitter stress available on the BERTScope, with the new XSSC option.


Come and See us at...

PCI-SIG Compliance Workshop
Milpitas, California
December 8-12, 2008

DesignCon 2009
Santa Clara, California
February 2-5, 2009

OFC 2009
San Diego, California
March 22-26, 2009


Question: What is "F2" Jitter?

Answer: Duty Cycle Distortion (DCD) has been a term used to describe conditions where the duration of individual bits vary. A new variant of DCD is becoming common, called F/2, or simply F2. This can be caused by a final 2:1 mux with imbalance between the two inputs making every other bit consistently longer or shorter, regardless of whether it is a one or a zero. Because this phenomenon is becoming common in high speed systems, it is starting to appear in receiver stress testing recipes as a required ingredient. The BERTScope is now capable of introducing F2 as a calibrated stress source. More here.

DCD vs. F2 Jitter


Science Puzzler

Why does the pitch of the wind instruments increase as an orchestra warms up? Why does the pitch of the string instruments decrease?

Click for Answer
 

Quote of Note

"When you are going through hell, keep going."

       — Sir Winston Churchill (1874-1965), British Statesman, prime minister, author

Guess What?

Guess What?

(Click for answer)



This email was sent by:SyntheSys Research, Inc. 3475-D Edison Way, Menlo Park, CA 94025 USA
© 2008 SyntheSys Research, Inc. All Rights Reserved.

Update Your Profile

Privacy Policy